# **3.3V ECL Phase-Frequency Detector**

The MC100EP140 is a three state phase frequency–detector intended for phase–locked loop applications which require a minimum amount of phase and frequency difference at lock. Since the part is designed with fully differential internal gates, the noise is reduced throughout the circuit, especially at high speeds. The basic operation of a Phase/Frequency Detector (PFD) is to "compare" an incoming signal (feedback) to a set reference signal. When the Reference (R) and Feedback (FB) inputs are unequal in frequency and/or phase, the differential UP (U) and DOWN (D) outputs will provide pulse streams which, when subtracted and integrated, provide an error voltage for control of a VCO. Detector states of operation are shown in the Figure 2 and the State Table.

The device is packaged in a small outline, surface mount 8-lead SOIC package. The typical output amplitude of the EP140 is 400 mV, allowing faster switching time and greater bandwidth. For proper operation, the input edge rate of the R and FB inputs should be less than 5 ns.

More information on Phase Lock Loop operation and application can be found in AND8040.

The pinout is shown in Figure 1, the logic diagram in Figure 3, and the typical termination in Figure 5.

- 500 ps Typical Propagation Delay
- Maximum Frequency > 2.1 GHz Typical
- Fully Differential Internally
- Advanced High Band Output Swing of 400 mV
- Transfer Gain: 1.0 mV/Degree at 1.4 GHz
   1.2 mV/Degree at 1.0 GHz
- Rise and Fall Time: 100 ps Typical
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V<sub>CC</sub> = 3.0 V to 3.6 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = −3.0 V to −3.6 V
- Open Input Default State



# ON Semiconductor™

http://onsemi.com

#### MARKING DIAGRAM



SO-8 D SUFFIX CASE 751



KP = MC100EP

A = Assembly Location

= Wafer Lot

Y = Year

W = Work Week

#### ORDERING INFORMATION

Device	Device Package			
MC100EP140D	SO–8	98 Units/Rail		
MC100EP140DR2	SO-8	2500 Units/Reel		




Figure 1. 8-Lead Pinout (Top View)

### **PIN DESCRIPTION**

PIN	FUNCTION
D, $\overline{D}$	Differential Down Outputs
U, Ū	Differential Up Outputs
R*	ECL Reference Input
FB*	ECL Feedback Input
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

<sup>\*</sup> Pins will default LOW when left open.




Figure 2. Phase Detector Logic Model

### STATE TABLE

PHASE DETECTOR	INF	PUT	ОИТРИТ			
STATE	R	FB	U	D		
PUMP DOWN 2–1–2						
2	L	L	L	L		
2–1	L	Н	L	Н		
1–2	Н	L	L	L		
2	L	L	L	L		
PUMP UP 2–3–2						
2	L	L	L	L		
2–3	Н	L	Н	L		
3–2	Н	Н	L	L		
2	L	L	L	L		




Figure 3. Logic Diagram

#### **ATTRIBUTES**

Characteri	stics	Value
Internal Input Pulldown Resistor	75 kΩ	
Internal Input Pullup Resistor	37.5 kΩ	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time	Out of Drypack (Note 1.)	Level 1
Flammability Rating Oxygen Index	UL-94 code V-0 A 1/8" 28 to 34	
Transistor Count	457 Devices	
Meets or exceeds JEDEC Spec EIA	/JESD78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2.)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
Vi	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$ \begin{array}{c} V_I \! \leq \! V_{CC} \\ V_I \! \geq \! V_{EE} \end{array} $	6 -6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	std bd	8 SOIC	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

<sup>2.</sup> Maximum Ratings are those values beyond which device damage may occur.

# 100EP DC CHARACTERISTICS, PECL $V_{CC}$ = 3.3 V, $V_{EE}$ = 0 V (Note 3.)

				–40°C		25°C		85°C				
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		55	70	85	60	74	90	63	78	93	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4.)		2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4.)		1755	1880	2005	1755	1880	2005	1755	1880	2005	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)		2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single Ended)		1355		1675	1355		1675	1355		1675	mV
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	D D	0.5 –150			0.5 -150			0.5 -150			μА

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

<sup>3.</sup> Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.3 V to -0.3 V. 4. All loading with 50 ohms to  $V_{CC}$ -2.0 volts.

100EP DC CHARACTERISTICS, NECL  $V_{CC}$  = 0 V,  $V_{EE}$  = -3.6 V to -3.0 V (Note 5.)

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	55	70	85	60	74	90	63	78	93	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6.)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6.)	-1545	-1420	-1295	-1545	-1420	-1295	-1545	-1420	-1295	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

5. Input and output parameters vary 1:1 with V<sub>CC</sub>.

- 6. All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.

				–40°C		25°C		85°C				
Symbol	bol Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 4. F <sub>max</sub> /JITTE	R)		> 2			> 2			> 2		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	R to U, FB to D FB to U, R to D	300 400	450 600	6002 800	325 450	475 650	625 850	350 500	500 700	650 900	ps
t <sub>JITTER</sub>	Cycle–to–Cycle Jitter (See Figure 4. F <sub>max</sub> /JITTE	R)		.2	< 1		.2	< 1		.2	< 1	ps
$V_{PP}$	Input Voltage Swing		400	800	1200	400	800	1200	400	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times (20% – 80%)	$Q, \overline{Q}$	50	90	180	60	100	200	70	120	220	ps

<sup>7.</sup> Measured using a 750 mV  $V_{PP}$  pk-pk, 50% duty cycle, clock source. All loading with 50 ohms to  $V_{CC}$ -2.0 V.




Figure 4. F<sub>max</sub>/Jitter




Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques
AN1406 – Designing with PECL (ECL at +5.0 V)

AN1504 – Metastability and the ECLinPS Family
AN1568 – Interfacing Between LVDS and ECL

AN1650 – Using Wire–OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide

AND8001 - Odd Number Counters Design

AND8002 - Marking and Date Codes


AND8009 – ECLinPS Plus Spice I/O Model Kit
AND8020 – Termination of ECL Logic Devices

AND8040 – Phase Lock Loop Operation

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### **PACKAGE DIMENSIONS**

# SO-8 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751-07



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
M	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0 244		



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.